We propose a new experimentally corroborated paradigm in which the functionality of the brain's logicgates depends on the history of their activity, e.g. an OR-gate that turns into a XOR-gate over time. Our results are based on an experimental procedure where conditioned stimulations were enforced on circuits of neurons embedded within a large-scale network of cortical cells in-vitro. The underlying biological mechanism is the unavoidable increase of neuronal response latency to ongoing stimulations, which imposes a non-uniform gradual stretching of network delays. . The long-lasting rejection of this simplified neuronal framework left the fundamental concept of the computational abilities of the nervous system unclear [6] . In the present study, we propose a new experimentally corroborated paradigm in which the logical operations of the brain differ from the logic of computers. Unlike a burned gate on a designed chip that consistently follows the same truth-table, here the functionality of the brain's logic-gates depends on the history of their activity, i.e. the truth tables are time-dependent. Our results are based on an experimental procedure where conditioned stimulations were enforced on circuits of neurons embedded within a large-scale network of cortical cells in-vitro [7, 8] . We demonstrate that the underlying biological mechanism is an unavoidable increase of neuronal response latency [9-11] to ongoing stimulations, which imposes a non-uniform gradual stretching of delays associated with the neuronal circuit [12] . We anticipate our results will lead to a better understanding of the suitability of this computational paradigm to account for the brain's functionalities. In addition, this paradigm will require the development of new systematic methods and practical tools beyond traditional Boolean algebra methods [13] . Elastic response latency-single neuron: At the single neuron level, one of the most significant timedependent features is the neuronal response latency that measures the elapsed time between stimulation and evoked spike. The latency is typically on the order of several milliseconds [10, 12] which reflects the neuronal internal dynamics [14] . To exemplify this neuronal feature, experiments with a stimulation rate of 10 Hz [ Fig. 1(a) ] were conducted on cultured cortical neurons that were functionally isolated from their network using a cocktail of synaptic blockers (Methods in [15] ). The stimulated neuron typically responded to each and every stimulus with high reliability and the latency increased by a few ms over a few hundreds of repeated stimulations [ Fig. 1(a) ]. The results indicate a stretching of a few s per evoked spike, which introduces a finer time scale, s, of cortical dynamics [12] . Specifically, for the first several stimulations the stretching per spike is typically a few dozen s followed by a fast decay to a roughly linear stretching of only several s per spike until the neuron enters an intermittent phase, characterized by relatively large fluctuations of the latency around an average value [ Fig.1(a) ]. This fully reversible phenomenon of neuronal response stretching occurs for stimulation rates exceeding ~5 Hz and is typically enhanced with the increase of stimulation rates [10, 12] .
the publication of the seminal work by McCulloch and Pitts "A logical calculus of the ideas immanent in nervous activity" [1] . They suggested that the brain is composed of threshold units, neurons, composing reliable logic-gates similar to the logic at the core of today's computers. This suggested computational framework had a tremendous impact on the development of artificial neural networks [2, 3] and machine learning theory [4] . Nevertheless, it is fair to conclude that the concept of simplified neurons had a limited impact on neuroscience, as measurements indicated that neurons exhibit much richer spatial and temporal dynamics, which are far from pure Boolean elements [5] .
. The long-lasting rejection of this simplified neuronal framework left the fundamental concept of the computational abilities of the nervous system unclear [6] . In the present study, we propose a new experimentally corroborated paradigm in which the logical operations of the brain differ from the logic of computers. Unlike a burned gate on a designed chip that consistently follows the same truth-table, here the functionality of the brain's logic-gates depends on the history of their activity, i.e. the truth tables are time-dependent. Our results are based on an experimental procedure where conditioned stimulations were enforced on circuits of neurons embedded within a large-scale network of cortical cells in-vitro [7, 8] . We demonstrate that the underlying biological mechanism is an unavoidable increase of neuronal response latency [9] [10] [11] to ongoing stimulations, which imposes a non-uniform gradual stretching of delays associated with the neuronal circuit [12] . We anticipate our results will lead to a better understanding of the suitability of this computational paradigm to account for the brain's functionalities. In addition, this paradigm will require the development of new systematic methods and practical tools beyond traditional Boolean algebra methods [13] . Elastic response latency-single neuron: At the single neuron level, one of the most significant timedependent features is the neuronal response latency that measures the elapsed time between stimulation and evoked spike. The latency is typically on the order of several milliseconds [10, 12] which reflects the neuronal internal dynamics [14] . To exemplify this neuronal feature, experiments with a stimulation rate of 10 Hz [ Fig. 1(a) ] were conducted on cultured cortical neurons that were functionally isolated from their network using a cocktail of synaptic blockers (Methods in [15] ). The stimulated neuron typically responded to each and every stimulus with high reliability and the latency increased by a few ms over a few hundreds of repeated stimulations [ Fig. 1(a) ]. The results indicate a stretching of a few s per evoked spike, which introduces a finer time scale, s, of cortical dynamics [12] . Specifically, for the first several stimulations the stretching per spike is typically a few dozen s followed by a fast decay to a roughly linear stretching of only several s per spike until the neuron enters an intermittent phase, characterized by relatively large fluctuations of the latency around an average value [ Fig.1(a) ]. This fully reversible phenomenon of neuronal response stretching occurs for stimulation rates exceeding ~5 Hz and is typically enhanced with the increase of stimulation rates [10, 12] .
Elastic response latency -circuit level:
To analyze the impact of dynamic neuronal response latency at the circuit level, we artificially generated conditioned stimulations of a circuit of neurons embedded within a large scale network of cortical cells in-vitro (Methods in [15] ). Assume a directed chain of two neurons, where initially the time-gap between consecutive evoked spikes from neurons A and B is set to  AB =80 ms [ Fig. 1(b) ]. Hence, the initial delay time between evoked spike of neuron A and the conditioned stimulation to neuron B is set to 80-LB(0) ms, where LB(0) stands for the initial latency of neuron B. After ~270 stimulations of neuron A at a rate of 10 Hz, the latency of neuron B increases by ~2 ms, thus resulting in an increase of the effective delay,  AB ≈82 ms . The stretching of the effective delay of a neuronal chain is accumulative [ Fig. 1(c) ]. For a chain consisting of five neurons, the increase in the effective delay,  AE , (between evoked spikes of neurons A and E) is the accumulation of the latency increases of neurons B, C, D, E. After ~270 stimulations of neuron A, a stretching of ~6 ms in  AE was measured [ Fig. 1(c) ]. This unavoidable accumulated stretching is the key feature of the underlying experimentally corroborated paradigm presented below, which enables the brain to implement new types of dynamic logic-gates. AND-gate: The first experimentally examined dynamic logic-gate is an AND-gate consisting of 5 neurons and weak/strong stimulations represented by dashed/full arrows [ Fig. 2(a) ]. A strong stimulation consists of a relatively high amplitude and/or relatively long pulse duration such that an evoked spike is generated reliably, whereas a weak stimulation consists of a relatively lower amplitude and/or pulse duration, such that an evoked spike of the output neuron is expected only if the timelag between two consecutive weak stimulations is short enough. As simultaneous stimulations are given to the input neurons, the time-lag between two weak stimulations to neuron E, | AE - BE |, changes following the difference in stretching of the input chains AE and BE [ Fig. 2(b) ]. For a time-lag | AE - BE |>~0.5 ms the logic-gate operates as a NULL-gate indicating a lack of evoked spikes independent of the input stimulation, whereas in the intermediate region it operates typically as an ANDgate. Hence, this neuronal gate exhibits NULL→AND→ NULL dynamic logic operation transitions ( Fig. 2(a) ], however, all stimulations are now strong [ Fig. 3(a) ]. As a result of simultaneous stimulations given to the input neurons, the relative stretching of the two input chains, | AF - BF |, exceeds ~5 ms. The output neuron, F, generates two evoked spikes when the time-lag between the two incoming stimulations is large enough (compared to the refractory period), typically greater than 4 ms [ Fig. 3(b) ]. This dynamic logic gate exemplifies an entry from a region of typically two evoked spikes into an OR mode (a single output spike is produced in response to in1 or in2) and back to a mode of two evoked spikes (Table 1, 2 nd row).
NOT-gate:
The logic operation of the NOT-gate consists of a single input. Its implementation is similar to the previous ones [ Figs. 2(a) and 3(a) ], but includes an inhibitory stimulation from neuron D to E [ Fig. 4(a) ]. This inhibition, conditioned to stimulation given to neuron A, blocks the stimulation coming from neuron B for a limited time interval. The inhibitory mechanism cannot be achieved by shaping the stimulation's amplitude or its sign. Using a different cocktail of synaptic blockers which mainly suppresses the excitatory synapses (Methods in [15] ) enables the use of inhibitory stimulations. For low stimulation rates, stretching of neuronal response latencies can be ignored and the logic operation of the gate was measured independently for each relative delay between excitation and inhibition,  BE - AD [ Fig (Table 1, 3 th row).
XOR-gate:
The implementation of the XOR-gate is similar to the OR-gate setup, but requires two inhibitory stimulations [red in Fig. 4(d) ]. For low stimulation rates, stretching of neuronal response latencies remains unaffected and the logical operation of the XOR-gate was measured independently for each relative delay between excitation and inhibition,  BF - AC . Figure 4e exemplifies OR→XOR→OR operating modes. We note that the synaptic delays can be shortened to several ms, a realistic cortical time-scale, using long synfire chains [ Fig. S2 in [15] ]. Moreover, the few hundred stimulation periods of operating logic modes can be significantly shortened. Long synfire chains increase the stretching linearly with the number of their relays and in addition, the neuronal response latencies increase significantly faster (by one order of magnitude) in the initial spiking activity [ Fig.  1(a) ]. Finally, it is evident that the variety of possible dynamic logic-gates is much larger than the abovementioned examples. Specifically, one can go beyond simultaneous stimulations to the input neurons or a single frequency to each input neuron as well as a scenario with several input chains to the output neuron. This computational horizon was examined using a simplified theoretical framework based on the following assumptions: The increase in the neuronal response latency per spike is a constant, identical for each neuron comprising the gate and is independent of its current latency. In addition, strong excitatory stimulation always generates an evoked spike. Using these assumptions, complex gates with multiple transitions between basic types of logic operations are exemplified in Fig. S2 [15] . In addition, the confirmation of the dynamic logic operating transitions for the XOR-gate requires much longer neuronal chains and was examined using this analytical approach (not shown).
. For recurrent networks, the complexity is expected to be enhanced as the timings of the input stimulations are a function of the activity of the entire network. One of the open theoretical questions is the number of different possible logic operations for N interconnected gates, where each one has,for instance, two operating modes. The upper bound for different operating modes of the network is 2N, but it is unclear how many of them are realizable.
On mathematical grounds, the time-dependent logicgates raise the following key questions. Does this type of recurrent network dynamics lead to a new kind of computation paradigm which might go beyond the universal Turing machine [6, 16] and if not what are its advantages with respect to the implementation of the brain's functionalities? .
We thank Moshe Abeles and Eytan Domany for fruitful discussions and comments on the manuscript, as well as the computational assistance by Igor Reidler, Yair Sahar, Sasha Kalmanovitch and Haya Brama. The authors thank Hana Arnon for invaluable technical assistance. This research was supported by the Ministry of Science and Technology, Israel. The delays are set to BE=80 ms and AE≈BE-1.6 ms. Applying simultaneous stimulations at ~10 Hz to the input neurons, the two delays become the same and later reverse roles where AE≈BE+1 ms, as presented by the blue circles as a function of stimulations. Unified longer stimulations were given for events where |AE-BE|<100 s and are presented by zero time-lag open blue circles (Methods in [15] ). The probability of an evoked spike of neuron E over a sliding window of 10 stimulations is presented by the purple line. Table 1 . Experimentally examined logic-gates and their dynamic operations. The first column lists the logic-gates. The second column details the truth table, the input/output relations. The third column presents a schematic of the confirmed dynamic transitions among different logic operating modes, as a gate was repeatedly stimulated. The symbols "0/1" stand for a non-evoked/evoked spike, "NULL" indicates a non-evoked output spike independent of the inputs and IF(ini) indicates an output identical to the i th input. The order of IF (in1) and IF(in2) in the second row indicates the timing of their effects on the output unit. 
FIG. 1 (color online
and a dynamic exit from the OR region to the region of typically two evoked spikes occurs after ~60 input stimulations.
FIG. 4 (color online). (a) Schematic of a NOT-gate consisting of five neurons, with one inhibition (red).
A NOT-gate has one input ( Table 1, 
Supplementary Material:
METHODS Culture preparation. Cortical neurons were obtained from newborn rats (Sprague-Dawley) within 48 h after birth using mechanical and enzymatic procedures (see references [7, 8] of the main manuscript). Rats were euthanized according to protocols approved by the National Institutes of Health. The cortex tissue was digested enzymatically with 0.05% trypsin solution in phosphatebuffered saline (PBS) (Dulbecco's PBS) free of calcium and magnesium, supplemented with 20 mM glucose, at 37
• C. Enzyme treatment was terminated with heat-inactivated horse serum (Biological Industries, Beit-Haemek, Israel), and cells were then mechanically dissociated. The neurons were plated directly onto substrate-integrated multi-electrode arrays and allowed to develop functionally and structurally mature networks over a time period of 2-3 weeks in vitro, prior to the experiments. Variability in the number of cultured days in this range had no effect on the observed results. The number of plated neurons in a typical network is of the order of 1,300,000, covering an area of about 380 mm 2 . The preparations were bathed in MEM supplemented with heat-inactivated horse serum (5%), glutamine (0.5 mM), glucose (20 mM), and gentamicin (10 g/ml), and maintained in an atmosphere of 37
• C, 5% CO 2 , and 95% air in an incubator as well as during the electrophysiological measurements. All experiments were conducted on cultured cortical neurons that were functionally isolated from their network by a pharmacological block of glutamatergic and GABAergic synapses. Experiments were conducted in the standard growth medium, supplemented with 10 μM CNQX (6-cyano-7-nitroquinoxaline-2,3-dione) and 80 μM APV (amino-5-phosphonovaleric acid). 5 μΜ Bicuculline was added only in experiments where no inhibitory stimulations were used [ Figs. 1,2,3 ]. This cocktail of synaptic blockers made the spontaneous network activity sparse. At least one hour was allowed for stabilization of the effect.
Measurements and stimulation.
An array of 60 Ti/Au/TiN extracellular electrodes, 30 μm in diameter, and spaced either 200 or 500 μm from each other (Multi-ChannelSystems, Reutlingen, Germany) were used. The insulation layer (silicon nitride) was pre-treated with polyethyleneimine (Sigma, 0.01% in 0.1M Borate buffer solution). A commercial setup (MEA2100-2x60-headstage, MEA2100-interface board, MCS, Reutlingen, Germany) for recording and analyzing data from two 60-electrode MEAs (microelectrode arrays) was used, with integrated data acquisition from 120 MEA electrodes and 8 additional analog channels, integrated filter amplifier and 3-channel current or voltage stimulus generator (for each array of 60 electrodes). Mono-phasic square voltage pulses (100-500 μs, -100 --900 mV) were applied through extracellular electrodes. Each channel was sampled at a frequency of 50k sample/s. Action potentials were detected on-line by threshold crossing. For each of the recording channels a threshold for a spike detection was defined separately, prior to the beginning of the experiment.
Cell selection. Each logic-gate's node was represented by a stimulation source (source electrode) and a target for the stimulation -the recording electrode (target electrode). The electrodes (source and target) were selected as the ones that evoked well-isolated and wellformed spikes and reliable response with high signal-to-noise ratio. This examination was done with stimulus intensity of 800 mV using 30 repetitions at a rate of 5Hz. In experiments where inhibitory stimulations were used (NOT-gate, XOR-gate) Bicuculline was not added. The initial step to identify a pair of electrodes for an inhibitory stimulation was to pinpoint an excitatory node by its source and target electrodes (a stimulation of the source electrode, i, results in a detection of a well isolated spike in the target electrode, j). In the next step a stimulation was given to each one of the 60 extracellular electrodes (electrode k) a few ms prior to the stimulation of the source electrode, i, while the activity of the target electrode, j, was recorded. This procedure was repeated 5 times for each of the 60 electrodes. This examination was performed under different time-lags between stimulations of an electrode k (k=1,…, 60) and the stimulation of the source electrode, i. In the case of an inhibitory stimulation (neuron k inhibits neuron j), a stimulation given to electrode k several ms prior to the stimulation of the source electrode, i, results in no neuronal response in the target electrode, j [ Supplementary Fig. S4 ]. When the time-lag between the stimulations of electrode k and the source electrode i is relatively long (e.g. 15 ms), the inhibitory effect gradually disappears, and a spike will be detected in the target electrode, j.
Stimulation control.
A node response was defined as a spike occurring within a typical time window of 2-10 ms following the electrical stimulation. The activity of all source and target electrodes was collected, and entailed stimuli were delivered in accordance to the connectivity of nodes in the logic-gate setup. Gate connectivity, : Conditioned stimulations were enforced on the gate-neurons, embedded within a large-scale network of cortical cells in vitro, following the gate connectivity. Initially, each gate delay is defined as the expected time between the evoked spikes of two linked neurons; e.g. conditioned to a spike recorded in the target electrode assigned to neuron A, a spike will be detected in the target electrode of neuron C after  AC ms. For this end, conditioned to a spike recorded in the target electrode of neuron A, a stimulus will be applied after  AC -L C (0)) ms to the source electrode of neuron C, where L C (0) is the initial latency of neuron C. Despite the fact that the two input neurons (A and B) are stimulated simultaneously, their different latencies cause a time-lag in their responses. In order to have the designed delays between the input and output neurons, there is a need to normalize this time-lag such that the input spikes will occur at the same time. Therefore, the time-delay between the input neurons and the output neuron are defined as
After an electrical stimulation is given to the output neuron of the gate (neuron E, F, E, G in Figs.  2(a), 3(a) , 4(a) and 4(d), respectively), the input neurons (A, B) are simultaneously stimulated again after a fixed delay. The longest path from the input neurons to the output neuron, together with the time-lag between a stimulation applied to the output neuron and the next stimulation of the input neurons, determine the stimulation frequency of all the neurons constituting the gate; e.g. initially in Fig. 2 the longest path from the input neurons to the output neuron is 80 ms, and for a 20 ms time-lag between the stimulation applied to the output neuron and the next stimulation of the input neurons the effective stimulation rate of the neuronal gate is ~10 Hz. AND-gate:Strong stimulations, (800 mV, 200 s), which were given to all gate neurons excluding neuron E, result in a reliable neural response. Weak stimulations (550 mV, 120 s) were given to neuron E, such that an evoked spike is expected only if the time-lag between two consecutive weak stimulations is short enough. In cases where the time-lag between two consecutive stimulations was shorter than 100 s (from the end of the first stimulation to the beginning of the consecutive one), a unified long stimulation (550mV, 280 s) was applied, to overcome technical limitations. All neurons were stimulated at a rate of 10 Hz. OR-gate: Strong stimulations (800 mV, 200 s), resulting in a reliable neural response, were given to all gate neurons. All neurons were stimulated at a rate of 1 Hz [ Fig. 3(b) ] or 10 Hz [ Fig.  3(c-d) ]. Since for each input stimulation neuron F was stimulated twice, its effective stimulation rate in the case of two evoked spikes was 20 Hz [Fig. 3(c-d) ]. This higher stimulation rate results in a deterioration of the neuronal response which screens the distinguishing effect of one or two evoked spikes. To prevent this discrepancy, neuron F was stimulated only every second round, such that its effective stimulation rate remains on the average 10 Hz. NOT-gate: Strong stimulations (800 mV, 200 s) were given to all gate neurons, excluding neuron E and result in a reliable neural response. A weaker stimulation (550 mV, 100 s) was given to neuron E to enhance the inhibitory effect. All neurons were stimulated at a rate of 1 Hz [ Fig. 4(b) ] or 10 Hz [Fig. 4(c) ]. XOR-gate: Strong stimulations (800 mV, 200 s) were given to all gate neurons besides neurons E and F and result in a reliable neural response. Weaker stimulations (550 mV, 100 s) were given to neurons E and F to enhance the inhibitory effect. All neurons were stimulated at a rate of 1 Hz. To overcome the low probability to find two inhibitory stimulations in a given culture, the same source and target electrodes were assigned to nodes E and F, and the same inhibitory electrode was assigned to nodes C and D. These neurons were stimulated in a time-lag of 50 ms, and since the stimulation rate was 1 Hz there were no conflicts in terms of timing (e.g. latency stretching, refractory period, etc.).
Data analysis.
Analyses were performed in a Matlab environment (MathWorks, Natwick, MA, USA). Action potentials were detected by threshold crossing. In the context of this study, no significant difference was observed in the results under threshold crossing or voltage minima for spike detection. Since only a detection of spike in a certain neuron leads to a conditional stimulation of its linked neuron, there was a need to handle missed stimulations as well as missed evoked spikes. This was handled differently according to the nature of the gate: Neuronal response latency [ Fig. 1 ]: In Fig. 1(a) the time-lags between the neuron's evoked spikes and the electrical stimulations are presented. Unconditional stimulations were given at a rate of 10 Hz, indicating that a stimulation is given every 100 ms whether a spike was detected or not. Stimulation instances not resulting in evoked spikes are not shown in the graph. In Fig. 1(b,c) The difference | AE - BE | is presented as a function of the stimulation number, simultaneously given to all neurons in populations A and B, together with the firing probability of the output population. Initially, the difference | AE - BE | is ~2 ms, therefore no output spikes are expected. As the neuronal delays increase, | AE - BE | shrinks, resulting in a population AND-gate mode.
